

FIG. 1 (PRIOR ART)




FIG. 2 (PRIOR ART)




FIG. 3




FIG. 4




FIG. 5 is a schematic diagram of a four-stage pipeline circuit 232. The circuit is divided into four horizontal sections, each containing a logic block (241, 242, 243, 244) and a corresponding output stage (251, 252, 253, 254). Each logic block takes two inputs (VW0B, VW1B or VW0, VW1) and produces a signal at a node (NODE1, NODE2, NODE3, NODE4). The output stages convert these node signals into pulse-width modulated signals (PW1, PW2, PW3, PW4) using a combination of inverters, transistors, and current sources (PVCCH).




FIG. 6




FIG. 7




FIG. 8






FIG. 9




FIG. 10




FIG. 11




FIG. 12

